1 Overview

STC8H series of microcontrollers do not require an external crystal oscillator and external reset circuit. They are 8051 microcontrollers with the properties of strong anti-interference/ultra low price/high speed/low power consumption. Under the same operating frequency, STC8H series of microcontrollers are about 12 times faster (11.2 ~ 13.2 times) than traditional 8051. To execute all 111 instructions in sequence, the STC8H series microcontroller only needs 147 clocks, while the traditional 8051 requires 1944 clocks. STC8H series of microcontrollers are single clock/machine cycle (1T) microcontrollers produced by STC. They are new generation 8051 microcontrollers with wide voltage/high speed / high reliability / low power consumption / strong antistatic / strong anti-interference, and is super encrypted. The instruction codes are fully compatible with traditional 8051.

High precision of $\pm 0.3\%$ @+25 $\mathbb C$ RC clock is integrated in MCU with -1.38% to +1.42% temperature drift under the temperature range of -40 $\mathbb C$ to +85 $\mathbb C$, and 0.88% to +1.05% temperature drift under temperature range from -20 $\mathbb C$ to +65 $\mathbb C$. The frequency of RC clock can be set from 4MHz to 35MHz when programming a MCU using ISP. Note: The maximum frequency must be controlled below 35MHz when the temperature range is -40 $\mathbb C$ to +85 $\mathbb C$. Moreover, high reliable reset circuit is integrated in MCU with 4 levels optional reset threshold voltages, which can be selected when user programming using ISP. So, external expensive crystal and the external reset circuit can be eliminated completely.

There are three optional clock sources inside the MCU, internal high precision IRC which can be adjusted appropriately, internal 32KHz low speed IRC, external 4MHz~33MHz oscillator or external clock signal. The clock source can be freely chosen in user codes. After the clock source is selected, it may be 8-bit divided and then be supplied to the CPU and the peripherals, such as timers, UARTs, SPI, and so on.

Two low power modes are provided in MCU, the IDLE mode and the STOP mode. In IDLE mode, MCU stops clocking CPU, CPU stops executing instructions without clock, while all peripherals are still working. At this moment, the power consumption is about 1.0mA at 6MHz working frequency. The STOP mode is the power off or power-down mode. At this moment, the main clock stops, CPU and all peripherals stop working, and the power consumption can be reduced to about 0.6uA when VCC is 5.0V, 0.4uA when VCC is 3.3V.

The Power-down mode can be woke-up by one of the following interrupts: INT0(P3.2), INT1(P3.3), INT2(P3.6), INT3(P3.7), INT4(P3.0), T0(P3.4), T1(P3.5), T2(P1.2), T3(P0.4), T4(P0.6), RXD(P3.0/P3.6/P1.6/P4.3), RXD2(P1.0/P4.6), RXD3(P0.0/P5.0), RXD4(P0.2/P5.2), I2C_SDA(P1.4/P2.4/P3.3), Comparator, LVD, Power-down wake-up timer.

Rich digital peripherals and analog peripherals are provided in MCU, including UARTs, timers, enhanced PWMs and I2C, SPI, USB, ultra-high speed ADC and comparator, which can meet the requirements of users when designing a product.

The enhanced dual data pointers are integrated in the STC8H series of microcontrollers. Using user codes, the function of automatic increasing or decreasing of data pointer and automatic switching of two sets of data pointers can be realized.

Products Line	I/O	UART	Timers	ADC	Enhanced PWM	CMP	SPI	I2C	USB	MDU16	LED DRV	Touch Key	RTC	I/O Int.	Color LCM	LCD DRV	DMA
STC8H1K08 family	17	2	3	9сн*10в	•	•	•	•									
STC8H1K28 family	29	2	5	12сн*10в	•	•	•	•									
STC8H3K64S4 family	45	4	5	12сн*12в	•	•	•	•		•				•			
STC8H3K64S2 family	45	2	5	12 _{CH} *12 _B	•	•	•	•		•				•			
STC8H8K64U family Version A	60	4	5	15 _{CH} *12 _B	•	•	•	•	•	•							
STC8H8K64U familyVersion B	60	4	5	15 _{CH} *12 _B	•	•	•	•	•	•			•	•	•		•
STC8H2K64T family	44	4	5	15сн*12в	•	•	•	•		•	•	•	•	•			
STC8H4K64TLR family	44	4	5	15сн*12в	•	•	•	•		•	•	•	•	•	•		•
STC8H4K64TLCD family	60	4	5	15сн*12в	•	•	•	•		•		•	•	•	•	•	•
STC8H4K64LCD family	61	4	5	15сн*12в	•	•	•	•		•			•	•	•	•	•
STC8H1K08TR family	16	2	3	15 _{CH} *12 _B	•	•	•	•		•		•	•	•	•		•

2 Features, Price and Pins

2.1 STC8H4K64TLCD-45I-LQFP64/QFN64/LQFP48/QFN48 (Touch key/LCD/RTC family)

2.1.1 Features and Price(Quasi 16-bit MCU with 16-bit hardware multiplier and divider MDU16)

Selection and price (No external crystal and external reset required with 15 channels 12-bit ADC)

мси	Operating voltage (V)	Flash Code Memory (100 thousand times) (Byte)	idata Internal DATA RAM(Byte)	xdata Internal extended SRAM (Byte)	Enhanced Dual DPTR increasing or decreasing	EEPROM 100 thousand times) (Byte)	Maximum I/O Lines	Traditional I/O interrupt(INT0/INT1/INT2/INT3/INT4) (can wake-up CPU)	All I/O ports support interrupts and can wake up MCU	DMA UARTs which can wake-up CPU	DMA 8080/6800 interface/ LCM driver(8-bit and 16-bit)	LCD driver (4COM*40SEG)	Touch key	RTC	DMA SPI which can wake-up CPU	I ² C which can wake-up CPU (No DMA)	MDU16 (Hardware 16-bit Multiplier and Divider)	Timers/Counters (T0-T4 Pin can wake-up CPU)	16-bit advanced PWM timer with Complementary symmetrical dead-time	Power-down Wake-up timer	DMA 15 channels high speed ADC (8 PWMs can be used as 8 DACs)	Comparator (May be used as ADC to detect external power-down)	Internal LVD interrupt (can wake-up CPU)	Watch-dog Timer	Internal high reliable reset circuit with 4 levels optional reset threshold voltage	Internal high presision Clock (adjustbal under 45MHz)	Clock output and Reset	Program encrypted transmission (Anti-blocking)	Password can be set for next update	Support RS485 download	Support software USB download directly	Online debug itself		Title or I achage	Daiso & Dodrom		products supply information
	3	d times) (Byte)	I(Byte)	M (Byte)	or decreasing	es) (Byte)	S	3/INT4) (can wake-up CPU)	can wake up MCU	e-up CPU	er(8-bit and 16-bit)	SEG)			up CPU	(No DMA)	ier and Divider)	wake-up CPU)	tary symmetrical dead-time	imer	s can be used as 8 DACs)	t external power-down)	ke-up CPU)		ptional reset threshold voltage	bal under 45MHz)	set	(Anti-blocking)	t update	oad	ad directly		LQFP64 <12mm*12mm>	QFN64 <8mm*8mm>	LQFP48 <9mm*9mm>	QFN48 < 6mm*6mm>	ation
STC8H4K32TLC D	1.9- 5.5	32K	256	4K	2	32K	60	Y	Y	4	Y	Y	Y	Y	Y	Y	Y	5	8	Y	12bi t	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	√				S
STC8H4K48TLC D		48K	256	4K	2	16K	60	Y	Y	4	Y	Y	Y	Y	Y	Y	Y	5	8	Y	12bi t	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	√				Samples
STC8H4K64TLC D	1.9- 5.5	64K	256	4K	2	IAP	60	Y	Y	4	Y	Y	Y	Y	Y	Y	Y	5	8	Y	12bi t	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	√				Š

Core

- ✓ Ultra-high speed 8051 Core with single clock per machine cycle, which is called 1T and the speed is about 12 times faster than traditional 8051
- ✓ Fully compatible instruction set with traditional 8051
- ✓ 43 interrupt sources and 4 interrupt priority levels
- ✓ Online debugging is supported

Operating voltage

✓ 1.9V~5.5V

Operating temperature

✓ -40°C~85°C (The chip is produced in -40°C ~125°C process. Please refer to the description of the electrical characteristics chapter for applications beyond the temperature range)

Flash memory

- ✓ Up to 64Kbytes of Flash memory to be used to store user code
- ✓ Configurable EEPROM size, 512bytes single page for being erased, which can be repeatedly erased more than 100 thousand times.
- ✓ In-System-Programming, ISP in short, can be used to update the application code. No special programmer is needed.

✓ Online debugging with single chip is supported, and no special emulator is needed. The number of breakpoints is unlimited theoratically.

> SRAM

- ✓ 128 bytes internal direct access RAM (DATA, use keyword *data* to declare in C language program)
- ✓ 128 bytes internal indirect access RAM (IDATA, use keyword *idata* to declare in C language program)
- ✓ 4096 bytes internal extended RAM (internal XDATA, use keyword *xdata* to declare in C language program)

Clock

- ✓ Internal high precise RC clock IRC(IRC for short, ranges from 4MHz to 45MHz), adjustable while ISP and can be divided to lower frequency by user software, 100KHz for instance.
 - ✓ Error: $\pm 0.3\%$ (at the temperature 25°C)
 - ✓ -1.35% ~+1.30% temperature drift (at the temperature range of -40 °C to +85 °C)
 - ✓ $-0.76\% \sim +0.98\%$ temperature drift (at the temperature range of -20% to 65%)
- ✓ Internal 32KHz low speed IRC with large error
- ✓ External crystal (4MHz~33MHz) and external clock

Users can freely choose the above 3 clock sources

Reset

- ✓ Hardware reset
 - ✓ Power-on reset. Measured voltage is 1.69V~1.82V. (Effective when the chip does not enable the low voltage reset function)

The power-on reset voltage is a voltage range consisting of an upper limit voltage and a lower limit voltage. When the operating voltage drops from 5V / 3.3V to the lower limit threshold voltage of the power-on reset, the chip is in a reset state; when the voltage rises from 0V to the upper threshold voltage of power-on reset, the chip is released from the reset state.

- ✓ Reset by reset pin. The default function of P5.4 is the I/O port. The P5.4 pin can be set as the reset pin while ISP download. (Note: When the P5.4 pin is set as the reset pin, the reset level is low.)
- ✓ Watch dog timer reset
- ✓ Low voltage detection reset. 4 low voltage detection levels are provided, 1.9V, 2.3V, 2.8V, 3.0V. Each level of low-voltage detection voltage is a voltage range consisting of an upper limit voltage and a lower limit voltage. When the operating voltage drops from 5V / 3.3V to the lower limit threshold voltage of low-voltage detection, the low-voltage detection takes effect. When the voltage rises from 0V to the upper threshold voltage, the low voltage detection becomes effective.
- ✓ Software reset
 - ✓ Writing the reset trigger register using software

> Interrupts

- ✓ 43 interrupt sources: INT0(Supports rising edge and falling edge interrupt), INT1(Supports rising edge and falling edge interrupt), INT2(Supports falling edge interrupt only), INT3(Supports falling edge interrupt only), INT4(Supports falling edge interrupt only), timer 0, timer 1, timer 2, timer 3, timer 4, UART 1, UART 2, UART 3, UART 4, ADC, LVD, SPI, I²C, comparator, PWMA, PWMB, RTC, TKS, P1, P2, P3, P4, P5, P6, P7, LCM driver, DMA receive and transmit interrupts of UART 1, DMA receive and transmit interrupts of UART 2, DMA receive and transmit interrupts of UART 3, DMA receive and transmit interrupts of UART 4, DMA interrupt of SPI, DMA interrupt of ADC, DMA interrupt of LCM driver and DMA interrupt of memory-to-memory.
- ✓ 4 interrupt priority levels
- ✓ Interrupts that can wake up the CPU in clock stop mode: INT0(P3.2), INT1(P3.3), INT2(P3.6), INT3(P3.7), INT4(P3.0), T0(P3.4), T1(P3.5), T2(P1.2), T3(P0.4), T4(P0.6), RXD(P3.0/P3.6/P1.6/P4.3), RXD2(P1.0/P4.6), RXD3(P0.0/P5.0), RXD4(P0.2/P5.2), I2C_SDA(P1.4/P2.4/P3.3), SPI_SS(P5.4/P2.2/P3.5), Comparator interrupt, LVD interrupt, Power-down wake-up timer and interrupts of all I/O ports.

> Digital peripherals

- ✓ 5 16-bit timers: timer0, timer1, timer2, timer3, timer4, where the mode 3 of timer 0 has the Non-Maskable Interrupt (NMI in short) function. Mode 0 of timer 0 and timer 1 is 16-bit Auto-reload mode.
- ✓ 4 high speed UARTs: UART1, UART2, UART3, UART4, whose maximum baudrate clock may be FOSC/4
- ✓ 8 channels/2 groups of enhanced PWM, which can realize control signals with dead time, and support external fault detection function. In addition, supports 16-bit timers, 8 external interrupts, 8 external captures and pulse width measurement functions.
- ✓ SPI: Master mode, slave mode or master/slave automatic switch mode are supported.
- ✓ I²C: Master mode or slave mode are supported.
- ✓ MDU16: Hardware 16-bit Multiplier and Divider which supports 32-bit divided by 16-bit, 16-bit divided by 16-bit, 16-bit multiplied by 16-bit, data shift, and data normalization operations.
- ✓ RTC: Support year, month, day, hour, minute, second, sub-second (1/128 second). And supports clock interrupt and a set of alarm clocks (Note: A version of the chip does not have this function)
- ✓ I/O port interrupt: All I/Os support interrupts, each group of I/O interrupts has an independent interrupt entry address, all I/O interrupts can support 4 types interrupt mode: high level interrupt, low level interrupt, rising edge interrupt, falling edge interrupt. Provides 4 levels of interrupt priority and supports power-down wake-up function.
- ✓ DMA: support Memory-To-Memory, SPI, UART1TX/UART1RX, UART2TX/UART2RX, UART3TX/UART3RX, UART4TX/UART4RX, ADC(Automatically calculates the average of multiple ADC results), LCM
- ✓ LCM (TFT color screen) dirver: support 8080 and 6800 interface, and support 8-bit and 16-bit data width (Note: A version of the chip does not have this function)
 - ✓ 8 bits 8080 data bus: 8 bits data lines (TD0~TD7), READ signael (TRD)c WRITE signal (TWR), RS line (TRS)

- ✓ 16 bits 8080 bus: 16 bits data lines (TD0~TD15), READ signael (TRD)c WRITE signal (TWR), RS line (TRS)
- ✓ 8 bits 6800 bus: 8 bits data lines (TD0~TD7), enable signal (TE), READ and WRITE signal (TRW), RS line (TRS)
- ✓ 16 bits 6800 bus: 16 bits data lines (TD0~TD15), enable signal (TE), READ and WRITE signal (TRW), RS line (TRS)
- ✓ Note: If you use 8-bit data lines to control the TFT screen, you generally need TD0~D7, TRD/TWR/TRS, 11 data and control lines, plus 2 common I/Os to control chip selection and reset (many TFT color screen chip selections and reset manufacturer has carried out automatic processing, does not need software control)
- ✓ LCD dirver: support up to 4COM*40 SEGs and 8 levels grayscale adjustment

> Analog peripherals

- ✓ Ultra high speed ADC which supports 12-bit precision 15 channels (channel 0 to channel 14) analog-to-digital conversion. The maximum speed can be 800K(800K ADC conversions per second)
- ✓ ADC channel 15 is used to test the internal reference voltage. (The default internal reference voltage is 1.19V when the chip is shipped)
- ✓ Comparator. A set of comparator (The CMP+ port and all ADC input ports can be selected as the positive terminal of the comparator. So the comparator can be used as a multi-channel comparator for time division multiplexing)
- ✓ Touch key: The microcontroller supports up to 16 touch keys. Every touch key can be enabled independently. The internal reference voltage is adjustable with 4 levels. Charge and discharge time settings and internal working frequency settings are flexible. The touch key supports wake-up CPU from low-power mode.
- ✓ DAC: 8 channels advanced PWM timer can be used as 8 channels DAC


> GPIO


- ✓ Up to 60 GPIOs: P0.0~P0.7, P1.0~P1.7(No P1.2), P2.0~P2.7, P3.0~P3.7, P4.0~P4.7, P5.0~P5.4, P6.0~P6.7, P7.0~P7.7
- ✓ 4 modes for all GPIOs: quasi_bidirectional mode, push-pull outputmode, open drain mode, high-impedance input mode
- ✓ Except for P3.0 and P3.1, all other I/O ports are in a high-impedance state after power-on. User must set the I/O ports mode before using them. In addition, the internal 4K pull-up resistor of every I/O can be enabled independently.

Package

✓ LOFP64 <12mm*12mm>, OFN64 <8mm*8mm>, LOFP48 <9mm*9mm>, OFN48 <6mm*6mm>

2.1.2 Pinouts







The download steps using ISP and notes are the same as the circumstances in 2.1.2.

Note:

- 1. Except for P3.0 and P3.1, all other I/O ports are in high-impedance input state after power-on. User must set the I/O port mode firstly when using I/O.
- 2. All I/O ports can be set to quasi-bidirectional port mode, strong push-pull output mode, open-drain output mode or high-impedance input mode. In addition, the internal 4K pull-up resistor of every I/O can be enabled independently.
- 3. When P5.4 is enabled as the reset pin, the reset level is low.

2.1.3 RTC reference circuit diagram (No VBAT pin)





2.1.4 Pin descriptions

Pin nu LQFP64/Q FN64	LQFP48/Q FN48	name	type	description
		P5.3	I/O	Standard IO port
1	1	TxD4_2	О	Transmit pin of UART 4
1	1	SEG10	Ο	LCD driver SEG line
		TK11	I	Touch key
		P0.5	I/O	Standard IO port
		AD5	I	Address/data bus
2	2	ADC13	I	ADC analog input 13
		T3CLKO	O	Clock out of timer 3
		SEG9	O	LCD driver SEG line
		P0.6	I/O	Standard IO port
		AD6	I	Address/data bus
3	3	ADC14	I	ADC analog input 14
	3	T4	I	Timer4 external input
		PWMFLT2_2	I	Enhance PWM external anomaly detection pin 2
		SEG8	O	LCD driver SEG line
		P0.7	I/O	Standard IO port
4	4	AD7	I	Address/data bus
		T4CLKO	O	Clock out of timer 4
		SEG7	0	LCD driver SEG line
_		P6.0	I/O	Standard IO port
5		PWM1P_3	I/O	Capture of external signal/Positive of PWMA pulse output
		SEG36	0	LCD driver SEG line
		P1.1	I/O	Standard IO port
6		PWM1N_3	I/O	Capture of external signal/Negative of PWMA pulse output
		SEG37	0	LCD driver SEG line
		P6.2	I/O	Standard IO port
7		ADC6	I	ADC analog input 6
		PWM2P_3	I/O	Capture of external signal/Positive of PWMB pulse output
		SEG38	О	LCD driver SEG line
		P6.3	I/O	Standard IO port
8		ADC7	I	ADC analog input 7
O		PWM2N_3	I/O	Capture of external signal/Negative of PWMB pulse output
		SEG39	0	LCD driver SEG line
		P1.0	I/O	Standard IO port
		ADC0	I	ADC analog input 0
9	5	PWM1P	I/O	Capture of external signal/ Positive of PWMA pulse output
		RxD2	I	Input of UART2
		SEG6	0	LCD driver SEG line
		TK0	I	Touch key
		P1.1	I/O	Standard IO port
		ADC1	I	ADC analog input 1
10	6	PWM1N	I/O	Capture of external signal/ Negative of PWMB pulse output
		TxD2	I	Input of UART 2
		SEG5	0	LCD driver SEG line
		TK1	I	Touch key
	_	P4.7	I/O	Standard IO port
11	7	TxD2_2	I	Transmit pin of UART 2
		SEG4	О	LCD driver SEG line

Pin nu LQFP64/Q FN64	Imber LQFP48/Q FN48	name	type	description
	22,10	P1.4	I/O	Standard IO port
		ADC4	I	ADC analog input 4
		PWM3P	I/O	Capture of external signal/Positive of PWM3 pulse output
12	8	MISO	I/O	Master Input /Slave Output of SPI
		SDA	I/O	Serial data line of I2C
		SEG1	O	LCD driver SEG line
		TK4	I	Touch key
		P1.5	I/O	Standard IO port
		ADC5	I	ADC analog input 5
		PWM3N	I/O	Capture of external signal/Negative of PWM3 pulse output
13	9	SCLK	I/O	Serial Clock of SPI
		SCL	I/O	Serial Clock line of I2C
		SEG0	O	LCD driver SEG line
		TK5	I	Touch key
		P1.6	I/O	Standard IO port
4.4	10	RxD_3	I	Input of UART1
14	10	PWM4P	I/O	Capture of external signal/Positive of PWM4 pulse output
		MCLKO_2	0	Main clock output
		XTALO D1 7	0	Connect to external oscillator
		P1.7 TxD_3	I/O O	Standard IO port Transmit pin of UART 1
15	11	PWM4N	I/O	Capture of external signal/Negative of PWM4 pulse output
13	11	PWM5_2	I/O	Capture of external signal/Pulse output of PWM5
		XTALI	I	Connect to external oscillator
		P1.3	I/O	Standard IO port
		ADC3	I	ADC analog input 3
16	12	MOSI	I/O	Master Output/Slave Input of SPI
16	12	PWM2N	I/O	Capture of external signal/Negative of PWM2 pulse output
		T2CLKO	О	Clock out of timer 2
		TK3	I	Touch key
17	13	TCAP	I	Charge and discharge capacitance of Touch key
		P5.4	I/O	Standard IO port
		NRST	I	Reset pin
		MCLKO	O	Main clock output
		SS_3	I	Slave selection of SPI (it is output with regard to master)
		SS	I	Slave selection of SPI (it is output with regard to master)
18	14	PWM2P	I/O	Capture of external signal/Positive of PWM2 pulse output
		PWM6_2	I/O	Capture of external signal/Pulse output of PWM6
		T2	I	Timer2 external input
		ADC2	I	ADC analog input 2
		TK2	I	Touch key
		ADC_ETR	Vac	ADC external trigger pin
19	15	Vcc	Vcc	Power Supply
		AVCC VP of	Vcc	ADC Power Supply Reference voltage pin of ADC, which can be directly connected to the
20	16	ADC_VRef +	I	VCC of the MCU when the requirements are not high
21	17	Gnd	Gnd	Ground
21	17	AGnd	Gnd	ADC Ground

Pin nu	Pin number		twno	description			
LQFP64/QFN64	LQFP48/QFN48	name	type	description			
22	10	P4.0	I/O	Standard IO port			
22	18	MOSI_3	I/O	Master Output/Slave Input of SPI			

	LCD Series Features	P6.4	I/O	Standard IO port
23		PWM3P_3	I/O	
				Capture of external signal/Positive of PWM3 pulse output
24		P6.5	I/O	Standard IO port
		PWM3N_3	I/O	Capture of external signal/Negative of PWM3 pulse output
25		P6.6	I/O	Standard IO port
		PWM4P_3	О	Capture of external signal/Positive of PWM4 pulse output
26		P6.7	I/O	Standard IO port
26		PWM4N_3	I/O	Capture of external signal/Negative of PWM4 pulse output
		P3.0	I/O	Standard IO port
27	19	RxD	I	Input of UART1
		INT4	I	External interrupt 4
28	20	P3.1	I/O	Standard IO port
28	20	TxD	О	Transmit pin of UART 1
		P3.2	I/O	Standard IO port
		INT0	I	External interrupt0
20	21	SCLK_4	I/O	Serial Clock of SPI
29	21	SCL_4	I/O	Serial Clock line of I2C
		PWMETI	I	PWM external trigger input pin
		PWMET2	I	PWM external trigger input pin 2
		P3.3	I/O	Standard IO port
		INT1	I	External interrupt1
20	22	MISO_4	I/O	Master Iutput/Slave Onput of SPI
30	22	SDA_4	I/O	Serial data line of I2C
		PWM4N_4	I/O	Capture of external signal/Negative of PWM4 pulse output
		PWM7_2	I/O	Capture of external signal/Pulse output of PWM7
		P3.4	I/O	Standard IO port
		T0	I	Timer0 external input
		T1CLKO	О	Clock out of timer 1
31	23	MOSI_4	I/O	Master Output/Slave Input of SPI
		PWM4P_4	I/O	Capture of external signal/Positive of PWM4 pulse output
		PWM8_2	I/O	Capture of external signal/Pulse output of PWM8
		CMPO	0	Output of comparator
		P5.0	I/O	Standard IO port
		RxD3_2	I	Iutput of UART 3
32	24	CMP+_2	I	Positive input of comparator
		COM0	О	LCD driver COM line
		TK8	I	Touch key
		P5.1	I/O	Standard IO port
		TxD3_2	О	Transmit pin of UART 3
33	25	CMP+_3	I	Positive input of comparator
		COM1	0	LCD driver COM line
	<u> </u>	TK9	I	Touch key

Pin nu	ımber								
LQFP64/Q FN64	LQFP48/Q FN48	name	type	description					
		P3.5	I/O	Standard IO port					
		T1	I	Timer1 external input					
		T0CLK0	O	Clock out of timer 0					
34	26	SS_4	I	Slave selection of SPI (it is output with regard to master)					
		PWMFLT	I	Enhance PWMA external anomaly detection pin					
		PWMFLT2	I	Enhance PWMB external anomaly detection pin					
		COM2	O	LCD driver COM line					
		P3.6	I/O	Standard IO port					
35	27	INT2	I	External interrupt2					
		RxD_2	I	Input of UART1					

SICOL	14K041LCD 5	eries Features	T	NY C
		CMP-	I	Negative input of comparator
		COM3	0	LCD driver COM line
		P3.7	I/O	Standard IO port
	• 0	INT3	I	External interrupt3
36	28	TxD_2	0	Transmit pin of UART 1
		CMP+	I	Positive input of comparator
		SEG31	O	LCD driver SEG line
37		P7.0	I/O	Standard IO port
31		SEG35	O	LCD driver SEG line
38		P7.1	I/O	Standard IO port
36		SEG34	O	LCD driver SEG line
39		P7.2	I/O	Standard IO port
39		SEG33	0	LCD driver SEG line
		P7.3	I/O	Standard IO port
40		PWMETI_3	I	Enhance PWMA external trigger input pin
		SEG32	О	LCD driver SEG line
		P4.1	I/O	Standard IO port
		MISO_3	I/O	Master Iutput/Slave Onput of SPI
41	29	CMPO_2	0	Output of comparator
		PWMETI_2	I	PWM external trigger input pin
		SEG30	0	LCD driver SEG line
		P4.2	I/O	Standard IO port
42	30	WR	О	WRITE signal of external bus
		SEG29	О	LCD driver SEG line
		P4.3	I/O	Standard IO port
42	21	RxD_4	I	Input of UART1
43	31	SCLK_3	I/O	Serial Clock of SPI
		SEG28	0	LCD driver SEG line
		P4.4	I/O	Standard IO port
4.4	22	RD	О	READ signal of external bus
44	32	TxD_4	0	Transmit pin of UART 1
		SEG27	0	LCD driver SEG line
		P2.0	I/O	Standard IO port
		A8	I	Address bus
45	33	PWM1P 2	I/O	Capture of external signal/Positive of PWMA pulse output
15	33	PWM5	I/O	Capture of external signal/Pulse output of PWM5
		SEG26	0	LCD driver SEG line
		P2.1	I/O	Standard IO port
	46 24	A9		Address bus
46			I	
40	34	PWM1N_2	I/O	Capture of external signal/Negative of PWMA pulse output
		PWM6	I/O	Capture of external signal/Pulse output of PWM6
		SEG25	O	LCD driver SEG line

Pin nu	ımber			
LQFP64/Q FN64	LQFP48/Q FN48	name	type	description
		P2.2	I/O	Standard IO port
	47 35	A10	I	Address bus
47		SS_2	I	Slave selection of SPI (it is output with regard to master)
47		PWM2P_2	I/O	Capture of external signal/Positive of PWMB pulse output
		PWM7	I/O	Capture of external signal/Pulse output of PWM7
		SEG24	О	LCD driver SEG line
		P2.3	I/O	Standard IO port
		A11	I	Address bus
48	36	MOSI_2	I/O	Master Output/Slave Input of SPI
		PWM2N_2	I/O	Capture of external signal/Negative of PWMB pulse output
		PWM8	I/O	Capture of external signal/Pulse output of PWM8


SEG23	ST	STC8H4K64TLCD Series Features										
A12			~									
MISO_2			P2.4	I/O								
SDA 2				_								
SDA_2 I/O Serial data line of I2C	40	27	_	I/O	Master Iutput/Slave Onput of SPI							
SEG22	49	37										
P2.5			PWM3P_2	I/O	Capture of external signal/Positive of PWM3 pulse output							
SCLK_2			SEG22	О	LCD driver SEG line							
SCLK_2			P2.5	I/O	Standard IO port							
SCL_2			A13	I	Address bus							
SCL_2	50	20	SCLK_2	I/O	Serial Clock of SPI							
SEG21	50	38	SCL_2	I/O	Serial Clock line of I2C							
SEG21			PWM3N 2	I/O	Capture of external signal/Negative of PWM3 pulse output							
P2.6				О								
A14				_								
Section				I								
SEG20	51	39		I/O								
TK6					<u> </u>							
P2.7				I								
SEG19				I/O								
SEG19 O LCD driver SEG line			A15	I	Address bus							
TK7	52	40	PWM4N_2	I/O	Capture of external signal/Negative of PWM4 pulse output							
P7.4			SEG19	О	LCD driver SEG line							
PWM5_4			TK7	I	Touch key							
SEG3 O LCD driver SEG line			P7.4	I/O	Standard IO port							
P7.5	53		PWM5_4	I/O	Capture of external signal/Pulse output of PWM5							
PWM6_4			SEG3	О	LCD driver SEG line							
SEG2 O LCD driver SEG line			P7.5	I/O								
P7.6	54		PWM6_4	I/O								
55 PWM7_4 I/O Capture of external signal/Pulse output of PWM7 SEG1_2 O LCD driver SEG line P7.7 I/O Standard IO port PWM8_4 I/O Capture of external signal/Pulse output of PWM8 SEG0_2 O LCD driver SEG line P4.5 I/O Standard IO port 57 41 ALE O Address Latch Enable signal												
SEG1_2			P7.6									
P7.7 I/O Standard IO port PWM8_4 I/O Capture of external signal/Pulse output of PWM8 SEG0_2 O LCD driver SEG line P4.5 I/O Standard IO port The standard IO port ALE O Address Latch Enable signal	55			I/O								
56 PWM8_4 I/O Capture of external signal/Pulse output of PWM8 SEG0_2 O LCD driver SEG line P4.5 I/O Standard IO port 57 41 ALE O Address Latch Enable signal												
SEG0_2 O LCD driver SEG line P4.5 I/O Standard IO port ALE O Address Latch Enable signal												
P4.5 I/O Standard IO port ALE O Address Latch Enable signal	56											
57 41 ALE O Address Latch Enable signal												
SEG18 O LCD driver SEG line	57	41		О								
			SEG18	О	LCD driver SEG line							

Pin nu	ımber								
LQFP64/Q FN64	LQFP48/Q FN48	name	type	description					
		P4.6	I/O	Standard IO port					
58	42	RxD2_2	I	Input of UART2					
		SEG17	О	LCD driver SEG line					
		P0.0	I/O	Standard IO port					
		AD0	I	Address/data bus					
		ADC8	I	ADC analog input 8					
59	12	RxD3	I	Input of UART3					
39	43	43	43	43	43	PWM5_3	I/O	Capture of external signal/Pulse output of PWM5	
			T3_2	I	Timer3 external input				
		SEG16	О	LCD driver SEG line					
		TK12	I	Touch key					
		P0.1	I/O	Standard IO port					
60	44	AD1	I	Address/data bus					
00	44	ADC9	I	ADC analog input 9					
		TxD3	О	Transmit pin of UART 3					


51 C61	HKUTILCDS	crics reatures		
		PWM6_3	I/O	Capture of external signal/Pulse output of PWM6
		T3CLKO_2	О	Clock out of timer 3
		SEG15	О	LCD driver SEG line
		TK13	I	Touch key
		P0.2	I/O	Standard IO port
		AD2	I	Address/data bus
		ADC10	I	ADC analog input 10
C1	45	RxD4	I	Input of UART4
61	45	PWM7_3	I/O	Capture of external signal/Pulse output of PWM7
		T4_2	I	Timer4 external input
		SEG14	О	LCD driver SEG line
		TK14	I	Touch key
		P0.3	I/O	Standard IO port
		AD3	I	Address/data bus
		ADC11	I	ADC analog input 11
62	46	TxD4	О	Transmit pin of UART 4
02	40	PWM8_3	I/O	Capture o f external signal/Pulse output of PWM8
		T4CLKO_2	О	Clock out of timer 4
		SEG13	О	LCD driver SEG line
		TK15	I	Touch key
		P0.4	I/O	Standard IO port
		AD4	I	Address/data bus
63	47	ADC12	I	ADC analog input 12
		T3	I	Timer3 external input
		SEG12	O	LCD driver SEG line
		P5.2	I/O	Standard IO port
64	64 48	RxD4_2	I	Input of UART4
0-	70	SEG11	О	LCD driver SEG line
		TK10	I	Touch key

3 Package Dimensions

3.1 LQFP48 Package mechanical data (9mm*9mm)




3.2 QFN48 Package mechanical data (6mm*6mm)




The back metal sheet (substrate) of STC's existing DFN8 packaged chip is not grounded inside the chip. It can be grounded or ungrounded on the user's PCB board, which will not affect the performance of the chip.

3.3 LQFP64S Package mechanical data (12mm*12mm)



3.4 QFN64 Package mechanical data (8mm*8mm)



The back metal sheet (substrate) of STC's existing DFN8 packaged chip is not grounded inside the chip. It can be grounded or ungrounded on the user's PCB board, which will not affect the performance of the chip.

3.5 Naming rules of STC8 family

