Introduction


STC90C58AD series, which is produced by STC MCU Limited, is a 8-bit single-chip microcontroller with a fully compatible instruction set with industrial-standard 8051 series microcontroller. There is 64K bytes flash memory embeded for application program, which is shared with In-System-Programming code.In-System-Programming (ISP) and In-Application-Programming (IAP) support the users to upgrade the program and data in system. ISP allows the user to download new code without removing the microcontroller from the actual end product; IAP means that the device can write non-valatile data in Flash memory while the application program is running. There are 1280 bytes or 512 bytes on-chip RAM embedded that provides requirement from wide field application. The user can configure the device to run in 12 clocks per machine cycle, and to get the same performance just as he uses another standard 80C51 device that is provided by other vendor, or 6 clocks per machine cycle to achieve twice performance. The STC90C58AD series retain all features of the standard 80C51. In addition, the STC-90C58AD series have a extra I/O port (P4), Timer 2, a 8-sources, 4-priority-level interrupt structure, on-chip crystal oscillator, 8-channel 10-bit high speed A/D Converter (its speed can up to 250 thousand times) and a one-time enabled Watchdog Timer.

1 Features

- Enhanced 80C51 Central Processing Unit ,6T or 12T per machine cycle
- Operation voltage range: 5.5V~3.3V (STC90C58AD series) or 2.0V~ 3.6V (STC90LE58AD series)
- Operation frequency range: 0-40MHz @ 6T, or 0-80MHz @12T, the actual operation frequency can up to 48MHz
- On-chip 4K/8K/16K/32K/40K/48K/56K/61K FLASH program memory with flexible ISP/IAP capability
- On-chip 4352 byte (= 256 + 4096 byte) RAM
- Be capable of addressing up to 64K byte of external RAM
- Be capable of addressing up to 64K bytes external memory
- Dual Data Pointer (DPTR) to speed up data movement
- Three 16-bit timer/counter, Timer 2 is an up/down counter with programmable clcok output on P1.0
- 8 vector-address, 4 level priority interrupt capability
- 8-channel, 10-bit A/D Converter, whose speed can up to 250 thousand time
- One enhanced UART with hardware address-recognition, frame-error detection function, and with self baudrate generator.
- One 15 bits Watch-Dog-Timer with 8-bit pre-scaler (one-time-enabled)
- integrate MAX810 specialized reset circuit
- Two power management modes: idle mode and power-down mode
- · Low EMI: inhibit ALE emission
- Power down mode can be woken-up by INT0/P3.2 pin, INT1/P3.3 pin, T0/P3.4, T1/P3.5, RXD/P3.0 pin, INT2/P4.3, INT3/P4.2
- 39 or 35 programmable I/O ports are available
- Four 8-bit bi-directonal ports; extra four-bit additional P4 are available for PLCC-44 and LQFP-44
- Operating temperature: $-40 \sim +85$ °C (industrial) / $0 \sim 75$ °C (commercial)
- package type: LQFP-44, PDIP-40, PLCC-44


2 Block diagram

The CPU kernel of STC90C58AD is fully compatible to the standard 8051 microcontroller, maintains all instruction mnemonics and binary compatibility. STC90C58AD series can execute the fastest instructions per 6 clock cycles or 12 clock cycles(as the same as the standard 80C51). Improvement of individual programs depends on the actual instructions used.



STC90C58AD Block Diagram

3 Pin Configurations of STC90C58AD series MCU



UART is swithched between P1 or P3 by special register AUXR

AUXR: Auxiliary register (Non bit-addressable)

Mnemonic	Add	Name	7	6	5	4	3	2	1	0	Reset Value
AUXR	8EH	Auxiliary Register	UART_P1	-	1	-	-	-	EXTRAM	ALEOFF	0xxx,xx00

UART_P1: Set UART on P3 port or P1 port

0: UART on Port 3(RXD/P3.0, TXD/P3.1).

1: UART on Port 1(RXD/P1.6,TXD/P1.7).

EXTRAM: Internal / external RAM access control bit.

0 : On-chip auxiliary RAM is enabled and located at the address 0x0000 to 0x0FFF (for STC90C58AD series).

When address over 0x0FFF, off-chip expanded RAM becomes the target automatically.

1 : On-chip auxiliary RAM is always disabled.

ALEOFF: Disable/enable ALE.

- 0 : ALE is emitted at a constant rate of 1/3 the oscillator frequency in 6 clock mode, 1/6 fosc in 12 clock mode
- 1 : ALE is active only during a MOVX or MOVC instruction.

ALE pin only output signal after a MOVX or MOVC instruction, which benifit is to lower the EMI.

4 STC90C58AD series Selection Table


Type 12T/6T 8051 MCU	Operating voltage (V)	Freq (F	ın Clock uency Iz)	F L A S H (B)	S A R M (B)	T I M E R	U A R T	P T	R O M	W D T	A/D	Interrupt Sources	Interrupt Priority Level	can wake up power down	Package of 40-pin (35 I/O ports)	Package of 44-pin (39 I/O ports)
		5V	3V						(B)					mode		
STC90C/LE51RC series Selection Table																
STC90C51AD	5.5~3.3	$0 \sim 80M$		4K	4352	3	1	2	5K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90C52AD	5.5~3.3	$0 \sim 80M$		8K	4352	3	1	2	5K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90C54AD	5.5~3.3	0 ~ 80M		16K	4352	3	1	2	45K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90C58AD	5.5~3.3	0 ~ 80M		32K	4352	3	1	2	29K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90C510AD	5.5~3.3	0 ~ 80M		40K	4352	3	1	2	21K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90C512AD	5.5~3.3	0 ~ 80M		48K	4352	3	1	2	13K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90C514AD	5.5~3.3	0 ~ 80M		56K	4352	3	1	2	5K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90C516AD	5.5~3.3	0 ~ 80M		61K	4352	3	1	2	-	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
			S	TC90	C/LE	511	RD	+ 5	series	s Se	electio	n Table				
STC90LE51AD	3.6~2.0		0 ~ 80M	4K	4352	3	1	2	5K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90LE52AD	3.6~2.0		0 ~ 80M	8K	4352	3	1	2	5K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90LE54AD	3.6~2.0		0 ~ 80M	16K	4352	3	1	2	45K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90LE58AD	3.6~2.0		0 ~ 80M	32K	4352	3	1	2	29K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90LE510AD	3.6~2.0		0 ~ 80M	40K	4352	3	1	2	21K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90LE512AD	3.6~2.0		0 ~ 80M	48K	4352	3	1	2	13K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90LE514AD	3.6~2.0		0 ~ 80M	56K	4352	3	1	2	5K	Y	10-bit	8	4	4	PDIP	LQFP/PLCC
STC90LE516AD	3.6~2.0		0 ~ 80M	61K	4352	3	1	2	-	Y	10-bit	8	4	4	PDIP	LQFP/PLCC

Besides LQFP-44 and PLCC-44, the packages of STC90C58AD series 44-pin MCU also have PQFP, in which the PLCC-44 and PQFP-44 do not be recommended for users. So we recommend to select the LQFP-44 package as possible.

The reasons to select STC MCU: lower cost and boost performance. All the original programs can be used directly without any change of hardware. Users can download their bin or hex code to STC MCU by the Writer / Programmer tool — STC-ISP.exe.

Internal Flash can be rewritable repeately more than 100 thousands times

5 STC90C58AD series Minimum Application System



About reset circuit:

When the crystal frequency X1 is 4MHz, capacitors C2 and C3 should all be 100pF. When the crystal frequency X1 is 6MHz, capacitors C2 and C3 should all be 47pF \sim 100pF. When the crystal frequency X1 is 12 \sim 25MHz, capacitors C2 and C3 should all be 47pF.

- 1. When R/C reset, capacitor C1 is 10uF and resistor R1 isto 10K
- 2.RC/RD+ series HD version MCU, RESET pin is connected to internal pull-down resistor 45K-100K


About P4.6/EA: This pin is defaut to I/O port(P4.6), floating when not to be used.

About P4.5/ALE: This pin is defaut to ALE pin (Address Latch Enable), which can be set to I/O port(P4.5) in STC-ISP.exe.

About P4.4/PSEN: This pin is defaut to I/O port(P4.4), floating when not to be used.



6 STC90C58AD series Application Circuit for ISP



About reset circuit:

When the crystal frequency X1 is 4MHz, capacitors C2 and C3 should all be 100pF.

When the crystal frequency X1 is 6MHz, capacitors C2 and C3 should all be $47pF \sim 100pF$.

When the crystal frequency X1 is 12~25MHz, capacitors C2 and C3 should all be 47pF.

1. When R/C reset, capacitor C1 is 10uF and resistor R1 isto 10K

2.RC/RD+ series HD version MCU, RESET pin is connected to internal pull-down resistor 45K-100K

Users in their target system, such as the P3.0/P3.1 through the RS-232 level shifter connected to the computer after the conversion of ordinary RS-232 serial port to connect the system programming / upgrading client software. If the user panel recommended no RS-232 level converter, should lead to a socket, with Gnd/P3.1/P3.0/Vcc four signal lines, so that the user system can be programmed directly. Of course, if the six signal lines can lead to Gnd/P3.1/P3.0/Vcc/P1.1/P1.0 as well, because you can download the program by P1.0/P1.1 ISP ban. If you can Gnd/P3.1/P3.0/Vcc/P1.1/P1.0/Reset seven signal lines leads to better, so you can easily use "offline download board (no computer)" .

ISP programming on the Theory and Application Guide to see "STC90 Series MCU Development / Programming Tools Help"section. In addition, we have standardized programming download tool, the user can then program into the goal in the above systems, you can borrow on top of it RS-232 level shifter connected to the computer to download the program used to do. Programming a chip roughly be a few seconds, faster than the ordinary universal programmer much faster, there is no need to buy expensive third-party programmer?

PC STC-ISP software downloaded from the website

7 Pin Descriptions


MNEMONIC	Pi	n Numb	er	DESCRIPTION					
WINEWIONIC	LQFP44	PDIP40	PLCC44		DESCRIPTION				
P0.0 ~ P0.7	37-30	39-32	43~36	Port0 :Port0 is an 8-bit bi-directional I/O port without pull-up resistance. Except being as GPIO, Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. When P0 ports are as GPIO, they should be connected to 10K~4.7K pull-up resistors. When P0 ports are used as low 8-bit address bus [A0~A7] or data bus [D0~D7], they need not connect pull-up resistor.					
				P1.0	common I/O port PORT1[0]				
P1.0/T2/ADC0	40	1	2	T2	Timer/Counter 2 external input pin				
				ADC0	ADC input channel 0				
			3	P1.1	common I/O PORT1[1]				
P1.1/T2EX/ADC1	41	2		T2EX	Timer/Counter 2 trigger control of Capture/Reload mode				
				ADC1	ADC input channel 1				
P1.2/ADC2	42	3	4	P1.2	common I/O PORT1[2]				
P1.2/ADC2	42			ADC2	ADC input channel 2				
D1 2/A DC2	43	4	5	P1.3	common I/O PORT1[3]				
P1.3/ADC3				ADC3	ADC input channel 3				
D1 4/A DC4	44	5	6	P1.4	common I/O PORT1[4]				
P1.4/ADC4				ADC4	ADC input channel 4				
D1 5/ADC5	1	6	7	P1.5	common I/O PORT1[5]				
P1.5/ADC5	1			ADC5	ADC input channel 5				
	2	7	8	P1.6	common I/O PORT1[6]				
P1.6/RxD/ADC6				RxD	Serial recive port				
				ADC6	ADC input channel 6				
		8	9	P1.7	common I/O PORT1[7]				
P1.7/TxD/ADC7	3			TxD	Serial transmit port				
				ADC7	ADC input channel 7				
P2.0 ~ P2.7	18-25	21-28	24~31	Port2 is an 8-bit bi-directional I/O port with pull-up resistance. Except being as GPIO, Port2 emits the high 8-bit address bus (A8~A15) during accessing to external program and data memory.					
D2 0/D D	_	10	1.1	P3.0	common I/O PORT3[0]				
P3.0/RxD	5	10	11	RxD	Serial recive port				
P2 1/T D			1.2	P3.1	common I/O PORT3[1]				
P3.1/TxD	7	11	13	TxD	Serial transmit port				
P2 2/PXT0		10	1.4	P3.2	common I/O PORT3[2]				
P3.2/INT0	8	12	14	ĪNT0	External interrupt 0				
D2 2 (27)			1.5	P3.3	common I/O PORT3[3]				
P3.3/INT1	9	13	15	ĪNT1	External interrupt 1				

General Overview of STC90C58AD series MCU

MATEMONIC	Pi	n Numb	er	Description				
MNEMONIC	LQFP44 PDIP40 PLCC44		Description					
D2 4/T0	10	1.4	16	P3.4	common I/O PORT3[4]			
P3.4/T0	10	14		T0	\Timer/Counter 0 external input pin			
D2 5/T1	11	15	1.7	P3.5	common I/O PORT3[5]			
P3.5/T1	11	13	17	T1	\Timer/Counter 1 external input pin			
P2 (/****	12	1.6	10	P3.6	common I/O PORT3[6]			
P3.6/WR	12	16	18	WR	write pulse of external data memory			
D2 7/DD	12	1.7	10	P3.7	common I/O PORT3[7]			
P3.7/RD	13	17	19	RD	read pulse of external data memory			
P4.0	17		23	P4.0	common I/O PORT4[0]			
P4.1	28		34	P4.1 common I/O PORT4[1]				
D4.0/2-722	20		1	P4.2	common I/O PORT4[2]			
P4.2/INT3	39			ĪNT3	External interrupt 3			
D4.0 ===			12	P4.3	common I/O PORT4[3]			
P4.3/INT2	6			ĪNT3	External interrupt 4			
		29	32	P4.4	common I/O PORT4[4]			
P4.4/PSEN	26			PSEN	Program Store Enable is the read strobe to external program memory.			
DA SALE	27	30	33	P4.5	common I/O PORT4[5]			
P4.5/ALE	27			ALE	Address Latch Enable input pin			
P4.6/ <u>F.A</u>	29	31	35	P4.6	common I/O PORT4[6]			
P4.0/EA	29	31	35	EA	External Access Enable.			
RST	4	9	10	RST	Reset pin			
XTAL1	15	19	21	Input to the inverting oscillator amplifier and input to the internal clock operating circuit.				
XTAL2	14	18	20	Output from the inverting oscillator amplifier.				
VCC	38	40	44	Power				
Gnd	16	20	22	circuit ground potential				

8 Package Dimension Drawings

LQFP-44 OUTLINE PACKAGE




VARIATIONS (ALL DIMENSIONS SHOWN IN MM

	SYMBOLS	MIN.	NOM	MAX.					
	A	-	-	1.60					
	A1	0.05	-	0.15					
	A2	1.35	1.40	1.45					
	c1	0.09	-	0.16					
	D		12.00						
	D1		10.00						
	Е	12.00							
	E1	10.00							
	e	0.80							
7	b(w/o plating)	0.25	0.30	0.35					
	L	0.45	0.60	0.75					
	L1		1.00REF						
	θ_0	00	3.5°	7°					

NOTES:

- 1.JEDEC OUTLINE:MS-026 BSB
 2.DIMENSIONS D1 AND E1 D0 NOT INCLUDE MOLD PROTRUSION.
 ALLOWBLE PROTRUSION IS
 0.25mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS IMCLUDING MOLD MISMATCH.
- 3.DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.ALLOWBLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUN b DIMNSION BY MORE THAN 0.08mm.

PDIP-40 OUTLINE PACKAGE




SINII. IIVOII I IIICII 1000

NOTE:

1.JEDEC OUTLINE :MS-011 AC


PLCC-44 OUTLINE PACKAGE



1 inch = 1000 mil

- 3.DIMENSIONS E AND D DO NOT INCLUDE MODE PROTRUSION. ALLOWABLE PROTRUSION IS 10 MIL PRE SIDE.DIMENSIONS E AND D DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE [H].
- 4.DIMENSION b1 DOES NOT INCLUDE DAMBAR PROTRUSION.

PQFP-44 OUTLINE PACKAGE



	SYMBOLS	MIN.	NOM	MAX.
	A	-	-	2.70
	A1	0.25	-	0.50
	A2	1.80	2.00	2.20
1 / 2	b(w/o plating)	0.25	0.30	0.35
	D	13.00	13.20	13.40
	D1	9.9	10.00	10.10
	Е	13.00	13.20	13.40
	E1	9.9	10.00	10.10
	L	0.73	0.88	0.93
	e	(0.80 BSC	
	θ 0	0	-	7
	С	0.1	0.15	0.2

UNIT:mm

NOTES: 1.JEDEC OUTLINE:M0-108 AA-1

2.DATUM PLANE [H] IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LAED EXITS THE BODY.

3.DIMENSIONS D1 AND E1 D0 NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. DIMENSIONS D1 AND E1 D0 INCLUDE MOLD MISMATCH AND ARE DETRMINED AT DATUM PLANE H.

4.DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.